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A f o u r - b i t  p a r a l l e l  p rocessor  L S I  a r r a y  w a s  designed and f a b r i c a t e d  us ing  
COS/MOS i n t e g r a t e d - c i r c u i t  technology. 
de l ive red  t o  NASA t o  demonstrate  achievement of Phase I g o a l s  and t o  show t h e  
a p p l i c a b i l i t y  of techniques f o r  high-yield process ing .  The des ign  f e a t u r e s  
inc lude  t h e  p rov i s ion  f o r  i n t e rconnec t ing  groups of p a r a l l e l  p rocessor  ch ips  
t o  form a n  expanded processor  of any d e s i r e d  word l eng th .  This  800- t r ans i s to r  
"computer on a chip" c i r c u i t  has  t h e  l o g i c  c a p a b i l i t y  of a medium-size, 
medium-speed, general-purpose computer s u i t a b l e  f o r  s o p h i s t i c a t e d  s c i e n t i f i c  
d a t a  process ing .  The demonstrat ion of f u n c t i o n a l  c i r c u i t s  r ep resen ted  a 
s i g n i f i c a n t  mi l e s tone  i n  I C  technology. 
Funct iona l  packaged u n i t s  were 
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An 18-month developmental  program w a s  conducted t o  des ign ,  develop, and 
f a b r i c a t e  monol i th ic  complementary-symmetry MOS (COS/MOS) l a rge - sca l e  
p a r a l l e l  p rocessor  a r r a y s .  This  t a s k  w a s  completed s u c c e s s f u l l y ,  on a 
developmental b a s i s ,  and p a r a l l e l  p rocessor  a r r a y s  of 800- t r ans i s to r  complex- 
i t y  were designed, f a b r i c a t e d ,  and t e s t e d  and w e r e  de l ive red  t o  t h e  NASA 
Goddard Space F l i g h t  Center .  
The s u c c e s s f u l  achievement of  Phase I goa l s  f o r  t h e  p a r a l l e l  p rocessor  
w a s  t h e  r e s u l t  of t h e  coordinated e f f o r t s  of t h e  NASA Goddard Space F l i g h t  
Center and RCA. The o r i g i n a l  concept of f u n c t i o n a l  ope ra t ion  of t h e  a r r a y  
were conceived by R.  J .  Lesniewski of t h e  NASA Goddard Space F l i g h t  
Center  as  p a r t  of a program t o  r e a l i z e  an ultralow-power computer t h a t  r e q u i r e s  
a minimal number of a r r a y  types .  The l o g i c  w a s  extended and techniques f o r  
i n t e rconnec t ing  groups of c h i p s  w e r e  implemented by RCA Airborne Systems 
Divis ion ,  Bur l ing ton ,  Massachuset ts ,  and by RCA E l e c t r o n i c  Components, 
Somervi l le ,  New Je r sey .  
Lesniewski,  R. J . ,  "A Large Scale I n t e g r a t i o n  (LSI) Computer Concept U t i l i z -  
ing only  F ive  Types of General  Purpose D i g i t a l  Arrays," Master of Science 
Thes is ,  Un ive r s i ty  of Maryland; 1970.  
Lesniewski,  R .  J . ,  and Link, F. J . ,  "A Complementary - MOS Space  C r a f t  Data 
Handling System," Proc.  GOMAC Conference, 1969. 
Lesniewski,  R. J . ,  and Schaefer ,  D. H . ,  "Goddard Space F l i g h t  Center U l t r a  
Low Power Computer Development Program, I t  Proc. Third NASA I n t r a c e n t e r  
Mic roe lec t ron ic s  Conference, February 1968. 
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SECTION I1 
PARALLEL PROCESSOR DESIGN 
A .  GENERAL 
The COS/MOS four -b i t  p a r a l l e l  p rocessor  I C  i s  a "computer on a s i n g l e  
chip" device  w i t h  an  equ iva len t  l o g i c  complexity of 200 inpu t  g a t e s .  
p a r a l l e l  p rocessor  has  t h e  c a p a b i l i t y  of a smal l - s ize ,  medium-speed, general-  
purpose computer (except f o r  memory and d a t a  b u f f e r i n g ) .  
The 
A unique f e a t u r e  of t h e  p a r a l l e l  p rocessor  is  t h e  p rov i s ion  f o r  i n t e r -  
connect ing s e v e r a l  u n i t s  t o  form a computer wi th  t h e  c a p a b i l i t y  of t h e  des i r ed  
word l eng th .  The c a p a b i l i t y  of 16-b i t  word l e n g t h ,  f o r  example, can be  
achieved wi th  f o u r  u n i t s ;  t h e  r e s u l t i n g  conf igu ra t ion  would b e  t y p i c a l  of t h e  
computer s i z e  t h a t  would b e  s u i t a b l e  f o r  s o p h i s t i c a t e d  on- l ine  s c i e n t i f i c  
d a t a  process ing .  
The  16 - ins t ruc t ion  r e p e r t o i r e  of t h e  p a r a l l e l  p rocessor  enables  a 
c i r c u i t  c a p a b i l i t y  f o r  performing many complex f u n c t i o n s ,  which include:  
a.  Addit ion 
b.  Sub t rac t ion  
c .  M u l t i p l i c a t i o n  
d .  Div is ion  
e. AND 
f .  OR 
g .  EXCLUSIVE-OR 
h. Data Storage  
i. Sign Detec t ion  
j. Double P r e c i s i o n  Ar i thmet ic  
The power-diss ipat ion goa l s  of t h e  COS/MOS p a r a l l e l  p rocessor  were 
p a r t i c u l a r l y  low: 100 microwatts  dur ing  s tandby;  1 0  m i l l i w a t t s  dur ing  t h e  
t i m e  of c a l c u l a t i o n  a t  a 500-ki lohertz  c lock  rate. 
The dev ice  w a s  f a b r i c a t e d  s u c c e s s f u l l y  on a l a r g e  ch ip  (146 m i l s  by 
155 m i l s ) .  Achieving large-chip f a b r i c a t i o n  us ing  high-yield process ing  
techniques of a dev ice  wi th  t h i s  h igh  l e v e l  of l o g i c  complexity i s  a mi l e s tone  
i n  COS/MOS I C  technology. 
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B. L O G I C  DESIGN 
Details of t h e  f o u r - b i t  p a r a l l e l  processor  a r r a y  design and f u n c t i o n  
w e r e  d i scussed  i n  t h e  f i r s t  i n t e r i m  r e p o r t .  ('I 
f o r  d e t a i l e d  information r e l a t i n g  t o  f u n c t i o n s ,  o p e r a t i o n a l  codes, p i n  
connect ions,  and in t e rconnec t ions  f o r  expanding fou r -b i t  a r r a y s  t o  provide 
16-bi t  (or  l a r g e r )  p rocesso r s .  
This  r e p o r t  may be consu l t ed  
F igu re  1 is  a photograph of t h e  a r r a y  chip.  The o v e r a l l  l o g i c  diagram 
of t h e  p a r a l l e l  processor  is  shown i n  F igu re  2.  
- I t e m  Desc r ip t ion  
Chip s i z e  (mils)  
Number of dev ices  
Number of pads 
Package 
146 by 155 
800 
27 ( fou r  f o r  expansion) 
28-lead f l a t p a c k  
1. ARRAY FUNCTIONAL CAPABILITIES 
The b lock  diagram of F igu re  3 i l l u s t r a t e s  t h e  o r g a n i z a t i o n  of t h e  a r r a y .  
The f u n c t i o n a l -  and mode-control s e c t i o n  accep t s  f o u r  func t iona l - con t ro l  
s i g n a l s ,  t o  provide t h e  1 6  b a s i c  a r r a y  o p e r a t i o n s ,  and two mode-control 
s i g n a l s .  Mode c o n t r o l  governs t h e  ope ra t ion  of t h e  overflow s t r u c t u r e  and 
modif ies  t h e  c a r r y  and s e r i a l - s h i f t  i npu t  and ou tpu t  such t h a t  t h e  a r r a y  can 
be used as any f o u r - b i t  s e c t i o n  of a l a r g e r  a r i t h m e t i c  u n i t .  
s t o r e  r e g i s t e r ,  which con ta ins  f o u r  s t o r a g e  r e g i s t e r s ,  performs t h e  fol lowing 
func t ions :  s h i f t - l e f t  and s h i f t - r i g h t  ope ra t ions ;  and p a r a l l e l  i npu t  and 
ou tpu t  of d a t a  t o  and from t h e  para l le l  d a t a  l i n e s  o r  t h e  a r i t h m e t i c  processor  
s e c t i o n .  The a r i t h m e t i c  processor  s e c t i o n  can perform four -b i t  p a r a l l e l  l's- 
o r  2's-complement a d d i t i o n s  and s u b t r a c t i o n s ,  count ing,  and l o g i c  func t ions .  
During a r i t h m e t i c  o p e r a t i o n s ,  a f a s t - c a r r y  s t r u c t u r e  i s  used t o  minimize 
t h e  carry-propagate  t i m e .  The a r r a y  a l s o  can d e t e c t ,  c o r r e c t  f o r ,  and 
i n d i c a t e  a r i t h m e t i c  overflow cond i t ions .  I n  a d d i t i o n  t o  t h e  func t ions  j u s t  
desc r ibed ,  t h e  a r r a y  has i n p u t s  and ou tpu t s  f o r  performing t h e  f u n c t i o n s  of 
zero i n d i c a t i o n ,  n e g a t i v e  i n d i c a t i o n ,  and c o n d i t i o n a l  c o n t r o l .  Condi t ional  
'Monolithic Para l le l  P rocesso r ,  P e r i o d i c  Progress  Report ,  Contract  
The s h i f t /  
NAS 5-11577 (December 1968) 
3 
03898P 






































NOTE: STORAGE IS PROVIDED BY 
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Figure 3. One Bi t  of Shift/Store and Arithmetic Processor Logic 
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c o n t r o l  i n h i b i t s  a r r a y  processing during i n t e r r u p t s ,  
of t h e  b a s i c  a r r a y  i s  summarized i n  Table  I, 
The f u n c t i o n a l  r e p e r t o i r e  
2.  LOGIC IMPLEMENTATION 
To implement e f f e c t i v e l y  a random-logic a r r a y  of t h i s  f u n c t i o n a l  complex- 
i t y ,  t ransmission-gate  d a t a  r o u t i n g  and f u n c t i o n a l  g a t i n g  were used, where 
f e a s i b l e ,  t o  o b t a i n  s u b s t a n t i a l  r e d u c t i o n  of t h e  d e v i c e  requirements .  
F igu re  4 shows t h e  l o g i c  f o r  one b i t  of t h e  data-handling p o r t i o n  of t h e  
a r r a y  t o  i l l u s t r a t e  t h e  u s e  of t r ansmiss ion  g a t e s  f o r  c o n t r o l l i n g  l o g i c  
pa ths  and t o  provide i n s i g h t  i n t o  t h e  d a t a  flow r e q u i r e d  of t h e  a r r a y .  
Transmission g a t i n g  reduces t h e  l o g i c  r e q u i r e d  by c o n t r o l l i n g  t h e  
d a t a  pa ths .  A s  shown i n  F igu re  4 ,  d a t a  from one of s i x  p o s s i b l e  sou rces  is  
made .ava i l ab le  f o r  s t r o b i n g  i n t o  t h e  f l i p - f l o p .  I f  a n  ADD f u n c t i o n  i s  
being executed, f o r  example, t h e  "sum" t r ansmiss ion  g a t e  i s  a c t i v a t e d  by 
t h e  f u n c t i o n a l - c o n t r o l  l o g i c ,  wh i l e  t h e  o t h e r  f i v e  t r ansmiss ion  g a t e s  are 
i n a c t i v a t e d .  The ou tpu t  of t h e  EXCLUSIVE-OR g a t e ,  t h e r e f o r e ,  i s  made 
a v a i l a b l e  a t  t h e  f l i p - f l o p  d a t a  inpu t ,  where i t  c a n  b e  clocked i n t o  s t o r a g e .  
Using edge - sens i t i ve  D-type f l i p - f l o p s  e l i m i n a t e s  concern ove r  r e c i r c u l a t i n g  
d a t a .  
Func t iona l  g a t i n g  s y n t h e s i z e s  t h e  Boolean l o g i c  expres s ion  d i r ' e c t l y  
wi th  components i n  a s ing le - s t age ,  r e l ay - type  o p e r a t i o n .  F i g u r e  5 shows 
an example of f u n c t i o n a l  g a t i n g  i n  which t h e  l o g i c  expres s ion  r e p r e s e n t s  a 
p a r t i a l  c a r r y  of t h e  ou tpu t  f a s t - c a r r y  s t r u c t u r e .  
using s t anda rd  NAND/NOR g a t i n g ,  26 dev ices  (one p-type d e v i c e  and one n-type 
dev ice  f o r  each g a t e  i n p u t )  would b e  r e q u i r e d ;  however, t h e  f u n c t i o n a l  
r e a l i z a t i o n  r e q u i r e s  on ly  1 4  d e v i c e s ,  
To implement t h i s  expres s ion  
Func t iona l  g a t i n g  is  extremely a t t r a c t i v e  i n  COS/MOS technology due t o  
t h e  f a c t  t h a t  only p-type and n-type active dev ices  are r e q u i r e d .  
of p- and n-type devices  c o n s t i t u t e s  a b a s i c  decision-making element w i th  a 
s i n g l e  common inpu t  t o  t h e  g a t e  of each dev ice ;  t h e  dev ices  always o p e r a t e  
as a p a i r ,  w i t h  one dev ice  on and t h e  o t h e r  o f f .  
t h e  ou tpu t  i s  e i t h e r  a t  supply v o l t a g e  o r  a t  ground p o t e n t i a l ;  t h e r e  is  no 
A p a i r  
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L e f t  s h i f t  
Right  s h i f t  
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Clear t o  zero  
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Figure 5. Boolean Expression of Functional Grating for Fast-Carry Output 
l e v e l  s h i f t i n g  (because i n p u t s  and ou tpu t s  are a t  t h e  same p o t e n t i a l ) ;  
and they  may be  combined i n  series o r  p a r a l l e l  con f igu ra t ions  w i t h  o t h e r  p- 
and n-type p a i r s  without  r e s t r i c t i o n .  
In t h e  f u n c t i o n a l  s y n t h e s i s  of a Boolean equat ion ,  t h e  n-type dev ices  
are configured t o  syn thes i ze  an  " a c t i v e  h igh  input"  l o g i c  s t r u c t u r e  i n  a 
re lay- type  l o g i c  form, as  i n  F igu re  5. 
supply a pa th  from t h e  output  t o  ground f o r  t h e  a c t i v e  l o g i c  states. For 
a l l  i n a c t i v e  states, a p a t h  must be  suppl ied  t o  t h e  p o s i t i v e  p o t e n t i a l .  
T h i s  p a t h  i s  accomplished by conf igur ing  t h e  p-type dev ices  i n  a r e l a y  l o g i c  
form t h a t  r e a l i z e s  t h e  complement of t h e  d e s i r e d  Boolean express ion .  For 
an  " input  a c t i v e  low'' l o g i c  s t r u c t u r e ,  p-type dev ices  s y n t h e s i z e  t h e  Boolean 
equat ion  i n  r e l ay - log ic  form from t h e  output  t o  p l u s  V, and the n-type 
dev ices  provide  t h e  pa th  t o  ground f o r  t h e  i n a c t i v e  states. 
ga t ing  i s  used t o  implement t h i s  a r r a y ,  more than  20 pe rcen t  a d d i t i o n a l  
devices  would be  r equ i r ed .  
This  c o n f i g u r a t i o n  of dev ices  w i l l  
I f  on ly  NAND/NOR 
F igu re  4 i l l u s t r a t e s  t h e  t iming involved i n  execut ing  a n  i n s t r u c t i o n .  
I n  a t y p i c a l  data-processing r o l e ,  t h e  a r r a y  w i l l  accept  a word on t h e  parallel-  
d a t a  l i n e s  and w i l l  c lock  t h e  word i n t o  t h e  f l i p - f l o p s  wh i l e  apply ing  t h e  
"in" c o n t r o l  i n s t r u c t i o n .  
d a t a  l i n e s ,  and t h e  d e s i r e d  c o n t r o l  w i l l  be  decoded t o  a c t i v a t e  a p p r o p r i a t e  
g a t e  c o n t r o l s  and t ransmiss ion  g a t e s ,  providing a r e s u l t  a t  t h e  f l i p - f l o p  
inpu t s .  
t h e  "outt1 command. 
The second word then w i l l  be a p p l i e d  t o  t h e  
This  d a t a  then i s  clocked i n t o  t h e  f l i p - f l o p s  p r i o r  t o  applying 
c. ELECTRICAL PERFORMANCE 
I n  s p i t e  of t h e  l i m i t e d  number of samples  of p a r a l l e l  p rocessor  u n i t s  
t e s t e d  and t h e  complexity of t h e  c i r c u i t ,  i t  w a s  p o s s i b l e  t o  c h a r a c t e r i z e  
t h e  gene ra l  e lec t r ica l  performance of t h e  p a r a l l e l  p rocessor .  Based upon 
both computer computations and l i m i t e d  e lec t r ica l  measurements, t h e  worst-case 
fou r -b i t  a d d i t i o n  i s  approximately 1 .5  microseconds a t  V = 10 v o l t s .  
The des ign  o b j e c t i v e  f o r  a d a t a - t r a n s f e r  ra te  of 2 . 0  microseconds,  t h e r e f o r e ,  
DD 
w a s  a t t a i n e d .  Because speed depends somewhat upon process ing  and ope ra t ing  
11 
power, a d d i t i o n a l  d a t a  would be r e q u i r e d  t o  determine whether a l l  f u n c t i o n a l  
p a r a l l e l  p rocesso r s  m e t  a 2.0-microsecond l i m i t .  
An important f e a t u r e  of COS-MOS c i r c u i t s  is  t h a t  standby power d i s s i p a t i o n  
-12 is  due only t o  DC leakage l e v e l s ,  which can be as low as 10 ampere p e r  
t r a n s i s t o r .  Imperfect r e g i s t r a t i o n  of t h e  photomasks used t o  f a b r i c a t e  t h e  
p a r a l l e l  p rocesso r  ( s e e  Paragraph III.B), however, reduced normal dimeosional 
c l e a r a n c e s .  The r e s u l t i n g  c l o s e  proximity of reverse-biased n and p + + 
d i f f u s i o n s  reduced maximum ope ra t ing  v o l t a g e  r a t i n g s  and c o n t r i b u t e d  t o  
inc reased  leakage levels. Standby power d i s s i p a t i o n  of t h e  8 0 0 - t r a n s i s t o r  
p a r a l l e l  p rocesso r  samples  f a b r i c a t e d  during t h i s  Phase I s tudy t y p i c a l l y  
w a s  1 t o  2 m i l l i w a t t s .  Th i s  l e v e l ,  a l though low compared t o  those  obtained 
using o t h e r  I C  t echno log ie s  f o r  a 800- t r ans i s to r  dev ice ,  can be improved 
s i g n i f i c a n t l y  by us ing  improved photomasks t h a t  m e e t  t h e  t o l e r a n c e s  f o r  
commercial COS/MOS dev ices .  
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SECTION I11 
FABRICATION AND TESTING 
A .  GENERAL 
Successfu l  f a b r i c a t i o n  of p a r a l l e l  p rocessors  r e p r e s e n t s  a d e f i n i t e  
advance i n  COS/MOS technology. 
p a r a l l e l  p rocessor  f o r  Phase I en ta i l ed . cons ide rab1y  more e f f o r t  i n  most areas 
than o r i g l n a l l y  w a s  a n t i c i p a t e d .  Technical  problem areas i n  photomasking 
were uncovered that  had no t  been fo re seen  a t  t h e  s tar t  of t h e  program. 
I n  r e t r o s p e c t ,  des ign  and f a b r i c a t i o n  of t h e  
The des ign  of the p a r a l l e l  p rocesso r  i s  more complex than  t h a t  requi red  
f o r  commercial COS/MOS devices ,  w i t h  r e s p e c t  t o  l a r g e  device  count  (800 
t r a n s i s t o r s ) ,  l a r g e  ch ip  s i z e  (146 m i l s  by 155 m i l s ) ,  and g e n e r a l l y  "random" 
l o g i c .  
i n  complexity over the most complex devices  a v a i l a b l e  a t  t h e  s ta r t  of t h e  
program. General "randomness" of the l o g i c ,  as compared t o  t h e  " regular"  
l o g i c  of p re sen t  commercial counters ,  r e g i s t e r s ,  and memory c e l l s ,  w a s  
In  r e s p e c t  t o  dev ice  count a lone ,  t h i s  r e p r e s e n t s  a f ive - fo ld  i n c r e a s e  
manifested i n  d i f f i c u l t  and space-consuming l a y o u t s ,  due t o  l a r g e  numbers of 
i n t e rconnec t ions  running t h e  entire l e n g t h  of t h e  ch ip ;  n o n r e p e t i t i v e  l o c a l  
l ayou t s  r equ i r ing  ex tens ive  des ign  e f f o r t ;  and o t h e r  than  s imple  t e s t i n g  and 
debugging procedures .  Because I C  y i e l d  decreases  exponen t i a l ly  w i t h  dev ice  
count ,  high-yield techniques were requ i r ed  t o  ensure  reasonable  y i e l d s .  
Despi te  such t e c h n i c a l  cha l l enges ,  p a r a l l e l  p rocessor  u n i t s  w e r e  designed 
and f a b r i c a t e d  s u c c e s s f u l l y ,  and t h e  f e a s i b i l i t y  of COS/MOS ch ips  wi th  t h i s  
l e v e l  of l o g i c a l  complexity w a s  demonstrated.  
B.  FABRICATION 
During t h e  course  of t h e  Phase I s tudy ,  i t  became apparent  t h a t  t h e  major ,  
and gene ra l ly  unan t i c ipa t ed ,  t e c h n i c a l  d i f f i c u l t y  would be  t o  o b t a i n  l a rge -  
ch ip-s ize ,  low-defect- level  photomasks of good r e s o l u t i o n  and dimensional  
f i d e l i t y .  The photomasks used t o  make p a r a l l e l  p rocessor  u n i t s  could be  
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r e j e c t e d  on several counts  by commercial COS/MOS d e v i c e  s t anda rds .  
l i m i t a t i o n s  are a s s o c i a t e d  wi th  p r i o r  s t a t e -o f - the -a r t  p i e c i n g  techniques of 
photomask f a b r i c a t i o n  f o r  l a r g e  c h i p s ,  using hand-cut Rubyl i th  ar twork 
( a t  500X s c a l e )  and m u l t i p l e  photographic r educ t ions .  Recent advances i n  
t h e  s ta te  of t h e  a r t ,  based upon computer-generated reticles,  however, 
would have e l imina ted  t h e s e  d i f f i c u l t i e s ,  and RCA would recommend t h i s  approach 
i n  any f u r t h e r  development. 
These 
Because t h e  l a r g e  ch ip  s i z e  (155 m i l s  by 146 m i l s )  of t h e  p a r a l l e l  
p rocesso r  exceeded t h e  maximum u s e f u l  c a p a b i l i t y  of t h e  reducing l e n s e s ,  
each photomask had t o  be prepared i n  f o u r  p a r t s ,  and each quadrant had t o  be 
step-and-repeated i n d i v i d u a l l y .  I n  t h i s  p rocess ,  i t  w a s  necessary t o  
i n s e r t  each ret ic le  "blind" i n t o  t h e  pho to repea te r .  It w a s  observed t h a t  t h e  
accuracy w i t h  which each quadrant  could be l o c a t e d  mechanically, w i th  r e s p e c t  
t o  i ts ne ighbors ,  w a s  such  t h a t  t h e  d e s i r e d  maximum des ign  t o l e r a n c e  of 
50 microinches could n o t  be maintained c o n s i s t e n t l y ,  and random p o s i t i o n i n g  
e r r o r s  g r e a t e r  t han  100 microinches r e s u l t e d  w i t h i n  a chip.  
The p a t t e r n  m i s r e g i s t r a t i o n  j u s t  desc r ibed  cannot be t o l e r a t e d  i n  t h e  
COS/MOS fab r i ca t ion - sequence  procedure,  which r e q u i r e s  s u c c e s s i v e  alignments 
of seven photomasks, each s u b j e c t  t o  independent,  random, quadrant  l o c a t i o n .  
In three masks (n , p , and m e t a l i z a t i o n ) ,  re la t ive alignment is  a b s o l u t e l y  + +  
c r i t i c a l  t o  avoid s h o r t s  and/or  t o  ensu re  t h a t  t h e  g a t e  m e t a l  ove r l aps  both 
s o u r c e  and d r a i n  d i f f u s i o n s  f o r  proper MOS t r a n s i s t o r  ope ra t ion .  
Extraordinary alignment techniques were needed f o r  t h e  l i m i t e d  number 
of p a r a l l e l  p rocesso r s  t h a t  were f a b r i c a t e d  under t h e  Phase I program. 
A f t e r  s tudying random make runou t s ,  engineer ing personnel  f a m i l i a r  w i th  t h e  
c i r c u i t  topology w e r e  r equ i r ed  f o r  t h e  d e l i b e r a t e  and precise tfmisalignmenttt  
of each mask t o  o b t a i n  t h e  b e s t  "compromise misalignment" and/or  t o  compose 
p h o t o r e s i s t  images by us ing  m u l t i p l e  exposures and/or  v i g n e t t i n g  " t r i c k s "  
i n  c r i t i c a l  alignment s t a g e s .  Such techniques are no t  adequate t o  support  
a r ep roduc ib le  o r  high-yield process  f o r  more than a l i m i t e d  supply of p a r a l l e l  
processor  engineer ing samples. Conventional des ign  c l ea rances  between n and 
p+ d i f f u s i o n s  and g a t e  metal ove r l ap  could n o t  be maintained c o n s i s t e n t l y ;  
+ 
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consequent ly ,  many wafers  f a b r i c a t e d  w e r e  "shorted" o r  t o t a l l y  dead because 
t h e  optimum degree of m i s r e g i s t r y  could n o t  b e  obtained.  
To f a b r i c a t e  a d d i t i o n a l  large-chip COS/MOS dev ices  r o u t i n e l y  and success- 
f u l l y ,  b e t t e r  mask-fabricat ion methods were r e q u i r e d ,  
RCA would employ new and t e c h n i c a l l y  s u p e r i o r  photomask equipment; however, 
t h i s  equipment w a s  n o t  a v a i l a b l e  t o  t h e  i n d u s t r y  a t  t h e  s ta r t  of t h e  
program. 
r e t i c l e s  from d i g i t i z e d  des ign  information and a n  ultramodern pho to repea te r .  
A t  t h i s  p o i n t  i n  t i m e ,  
. 
The s u p e r i o r  approach would e n t a i l  u s ing  computer-prepared 1OX 
C .  TESTING PARALLEL PROCESSOR L O G I C  
Because of t h e  complexity of p a r a l l e l  processor  l o g i c ,  major e f f o r t  
w a s  devoted t o  ensuring t h a t  t h e  p a r a l l e l  processor  ch ip  l ayou t  r e f l e c t e d  
a c c u r a t e l y  t h e  l o g i c  shown i n  F igu re  2. Five b a s i c  checks were employed: 
a. Six independent checks of artwork by RCA and NASA eng inee r s .  
b .  Random electr ical  checks of t h e  ch ip  r e p e r t o i r e  a t  RCA. 
c. E l e c t r i c a l  microprobing of p a r a l l e l  processor  c h i p s  t o  v e r i f y  
t r u t h  t a b l e s  l o c a l l y .  
d. Electrical  test sequence of 320 tests, performed wi th  a computer 
test set .  
e. Prel iminary checks of d e l i v e r e d  u n i t s  a t  NASA Goddard. 
The r e s u l t s  of each b a s i c  check i n d i c a t e d  t h a t  t h e  p a r a l l e l  p rocesso r  des ign  
implemented c o r r e c t l y  t h e  d e s i r e d  l o g i c  shown i n  F igu re  1. 
A reasonably d e t a i l e d  l o g i c  check of p a r a l l e l  processor  l a y o u t s  r e q u i r e s  
approximately f i v e  working days. S ix  such checks w e r e  conducted independently 
by eng inee r s  from RCA and NASA. Subsequent e lec t r ica l  t e s t i n g  i n d i c a t e d  
t h a t  only one s i g n i f i c a n t  l ayou t  e r r o r  w a s  overlooked i n  t h i s  test  procedure 
(a lower-case ''c" c o n t r o l  l i n e  being t i e d  erroneously t o  an a d j a c e n t  upper- 
case "C" l i n e ) .  
making p rocess ,  due t o  f a u l t y  p i ec ing .  These e r r o r s  w e r e  d e t e c t e d  by 
subsequent e l e c t r i c a l  t e s t i n g ,  
Two a d d i t i o n a l  e r r o r s  were introduced during t h e  mask- 
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The two b a s i c  methods f o r  t e s t i n g  p a r a l l e l  processor  u n i t s  e l e c t r i c a l l y  
a l s o  provided independent checks of t h e  c o r r e c t n e s s  of t h e  l o g i c .  
microprobing f i r s t  w a s  performed under a 50X mfcroscope, using micrometer- 
manipulated need le s  w i t h  114-mil-radius t i p s ,  t o  s ense  t h e  s i g n a l s  on each 
aluminum in t e rconnec t .  By applying a series of 1 6  time-sequenced p u l s e s  
t o  t h e  e x t e r n a l  i npu t  c o n t r o l s  and, i f  r equ i r ed ,  t o  i n t e r n a l  nodes,  l o c a l  
e lectr ical  t r u t h  t a b l e s  f o r  t h e  e n t i r e  1 6 - i n s t r u c t i o n  r e p e r t o i r e  a t  every 
connect ion could be v e r i f i e d  by comparing observed responses  wi th  c a l c u l a t e d  
responses .  I n  t h i s  manner, t h e  e n t i r e  c i r c u i t  w a s  checked l o g i c a l l y  i n  a 
10-week s tudy .  The second b a s i c  approach w a s  a f i n a l  test program of 320 
tests, which w e r e  designed t o  e x e r c i s e  each g a t e  of t h e  p a r a l l e l  p rocesso r  
from e x t e r n a l  i n p u t s .  The d e l i v e r e d  p a r a l l e l  processor  u n i t s  passed t h i s  




CONCLUSIONS AND RECOMMENDATIONS 
A fou r -b i t  p a r a l l e l  p rocessor  w a s  designed and f a b r i c a t e d  dur ing  t h e  
Phase I s tudy.  The l o g i c  des ign  conformed t o  t h e , c o n t r a c t  o b j e c t i v e s .  
The a r r a y  of 800 devices  r e q u i r e s  a s i l i c o n  ch ip  146 m i l s  by 155 m i l s .  
Funct iona l  samples were d e l i v e r e d  t o  t h e  NASA Goddard Space F l i g h t  Center  
f o r  eva lua t ion  and t h e  f e a s i b i l i t y  of t h e  approach w a s  demonstrated.  
The major t e c h n i c a l  problem encountered w a s  t h a t  t h e  set of photomasks, 
which w a s  prepared wi th  b e s t  1969 s ta te -of - the-ar t  Rubyl i th  and photographic- 
r educ t ion  techniques,  d i d  n o t  r e g i s t e r  wi th  s u f f i c i e n t  accuracy t o  permit  
r e p e a t a b l e  f a b r i c a t i o n  of samples. RCA recommends d i g i t i z i n g  of t h e  now- 
debugged des ign  d a t a  t o  make supe r io r -qua l i t y ,  computer-generated photomask 
reticles. 
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S E C T I O N  V 
NEW TECHNOLOGY 
A f t e r  a d i l i g e n t  review of t h e  work performed under t h i s  c o n t r a c t ;  it was 
determined t h a t  no new innovat ion,  discovery,  improvement, o r  i nven t ion  w a s  made. 
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